APPLICATION NOTE

Guidelines for potting of plastic encapsulated ICs
(rev 1.0)

February 2021

Advanced Customer Solutions
Guidelines for potting of plastic encapsulated ICs

1. Scope

2. Potting selection

3. Potting in PCB-less applications

4. Potting in PCB applications

5. Known potential failures modes of potting
1. Scope

Environmental and mechanical protection for Melexis products

Melexis products are plastic encapsulated devices and as such are considered non-hermetic packages: therefore they shall always be protected by potting or conformal coating in harsh media applications. Potting consists on dispensing a significant volume of adhesive in a housing. Conformal coating is a thin layer (applied by spray, brush or dipping) on top of the PCB or component surface.

Apply potting to achieve mechanical shock and vibration protection

For pressure sensor cavity packages, potting is also applied for hermetic sealing.
1. Scope

Basic potting flow for PCB and PCB-less applications

Application of potting is a frequently applied process and consists of the following steps:

1. **Dispensing**: The liquid polymer is dispensed into the plastic housing and component inside with accurate control of position and volume.

2. **Curing**: The liquid polymer is cross-linked either by humidity (at room temperature), UV light and/or heat until it completely solidifies.

3. **Inspection**: Automatic Optical Inspection (AOI) checks that the proper volume has been dispensed, as well as any surface defects and potting voids of the assembly. Mechanical hardness test by force/distance measurement on top of the potting surface maybe applied to verify cure completion.

Dispensing/curing might be done in two steps to help outgassing when the potting volume and thickness is high.

Storage and handling of Melexis devices at customer side should follow guidelines in J-STD-033 *Handling, Packing, Shipping and Use of Moisture/Reflow Sensitive Surface Mount Devices*. Key parameters are printed on the label attached to the product packing. Refer to *Guidelines for storage and handling of plastic encapsulated ICs* on Melexis website for details.
Guidelines for potting of plastic encapsulated ICs

1. Scope

2. Potting selection

3. Potting in PCB-less applications

4. Potting in PCB applications

5. Known potential failures modes of potting
2. Potting selection

Risks to be eliminated by potting

1: Environmental and chemical risk

Plastic encapsulated packages are non-hermetic and can absorb liquid/vapour phase substances (moisture and chemicals)

2: FOD risk

Debris from nearby sources might fall on the sensor. This is specially critical for DMP packages to avoid a short in the fine pitch leads between the two molds.

3: Mechanical shock and vibration risk

In PCB-less applications there is no PCB where the components are soldered to: the component leads between the welding joint and the mold body are prone to vibrate and might get damage.
### 2. Potting selection

**General criteria for potting material selection**

<table>
<thead>
<tr>
<th>Criteria</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Working temperature</strong></td>
<td>It should have stable physical characteristics in the whole temperature range of the intended application.</td>
</tr>
<tr>
<td><strong>Adhesion</strong></td>
<td>High adhesion to thermoplastic and thermoset polymers in the working temperature range</td>
</tr>
<tr>
<td><strong>Coefficient of Thermal Expansion (CTE)</strong></td>
<td>CTE close to the CTE of the plastic housing</td>
</tr>
<tr>
<td><strong>Hardness</strong></td>
<td>Sufficient hardness to withstand shock and vibration stress characteristic of the application (elastic materials do not have enough hardness)</td>
</tr>
<tr>
<td><strong>Water absorption rate</strong></td>
<td>Low water absorption rate</td>
</tr>
<tr>
<td><strong>Chemical resistance</strong></td>
<td>Excellent resistance to intended harsh media (transmission oil, fuel, brake fluid.....in liquid and vapor phase)</td>
</tr>
<tr>
<td><strong>Viscosity</strong></td>
<td>Adequate (low) viscosity to fill complex cavity shape without voids</td>
</tr>
<tr>
<td><strong>Cure profile</strong></td>
<td>Guaranteeing full cure and out-gassing; complex or deep cavities may need to be potted in 2 steps to allow outgassing</td>
</tr>
</tbody>
</table>
Guidelines for potting of plastic encapsulated ICs

1. Scope
2. Potting selection
3. Potting in PCB-less applications
4. Potting in PCB applications
5. Known potential failures modes of potting
3. Potting in PCB-less applications

Family of Melexis packages for PCB-less applications

PCB-less devices

- Single Inline Package (SIP)
- Dual Mold Package (DMP)
- Single Mold Package (SMP)

Refer to Annex I for the different abbreviations
3. Potting in PCB-less applications

Design concepts for PCB-less

There are two main concepts for potting:

- **Shallow potting**: It can be used when the distance of the Hall plate to the target (usually a magnet) is critical and there is no harsh media. In this scenario the Hall sensor mold is exposed and the air gap is kept to a minimum. Shallow potting protects from FOD and mechanical shock and vibration.

- **Deep potting**: It should be used when harsh media and mechanical protection are required. In this scenario the whole component is covered and the potting acts as a harsh media barrier and mechanical fixation.
3. Potting in PCB-less applications

Local potting for FOD protection

Z fixation by hot riveting is recommended to reduce bending of the component during thermal excursions due to the different CTE of the IC and the potting material.

A plastic nest can be designed around the fine pitch leads to contain the polymer material and achieve FOD protection with minimum material use.
3. Potting in PCB-less applications

Full potting, protecting against harsh media, FOD and vibration/shock

Z-fixation before potting is a must to avoid an air gap between the IC mold and housing surface what may not be filled by potting.

The nest for deep potting is all around the sensor and should be high enough so that the polymer covers completely the IC.

For shallow potting, the IC active surface is exposed

Adhesion between the potting and plastic housing can be improved by roughening the surface or by laser grooving.
Guidelines for potting of plastic encapsulated ICs

1. Scope
2. Potting selection
3. Potting in PCB-less applications
4. Potting in PCB applications
5. Known potential failures modes of potting
4. Potting in PCB applications

Family of Melexis packages for PCBA applications

<table>
<thead>
<tr>
<th>Surface Mount Devices (SMD)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gull wing</td>
</tr>
<tr>
<td>SOIC</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Straight leads</th>
</tr>
</thead>
<tbody>
<tr>
<td>SOIC</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bottom Terminated Component (BTC)</th>
</tr>
</thead>
<tbody>
<tr>
<td>QFN</td>
</tr>
</tbody>
</table>

Refer to Annex I for the different abbreviations
4. Potting in PCB applications

PCB design for potting

The process steps for potting are:
1. PCB insertion into housing
2. Connector pin soldering and hot riveting
3. Potting
4. Potting in PCB applications

PCB preparation for potting

During potting, solder flux residual on PCB surfaces will be trapped in the interface between the PCB and the potting material. To avoid corrosion risk, it is recommended to use a no-clean (NC) halogen-free (HF) solder paste for reflow soldering of the PCB. Alternatively, sufficient washing might be applied to guarantee a clean surface without contaminants. Refer to Guidelines for Surface Mount Technology (SMT) soldering in Melexis website for more information.

For connector soldering, it is recommended to use a no-clean halogen-free solder wire since washing is not possible.
4. Potting in PCB applications

Plastic housing design for potting

To completely fill the space under the PCB a non-plated through hole (NPTH) for dispensing should be designed on the PCB

Z fixation in the side opposite to the connector is recommended to reduce bending of the PCB during thermal excursions due to the different CTE of the PCB and the potting material. This fixation might be achieved by PCB solder via to a connector dummy pins or hot riveting to the housing posts.

For low stand-off (100 um) TSSOP devices, a hole in the PCB right below the IC help avoiding trapped air between the mold body of the IC and the PCB surface. A hole is not needed for QFN and SOT packages due to the small outline of the mold package.
Guidelines for potting of plastic encapsulated ICs

1. Scope

2. Potting selection

3. Potting in PCB-less applications

4. Potting in PCB applications

5. Known potential failure modes of potting
5. Known potential failures modes of potting

**Failure mode 1:** Potting delamination from housing due to the CTE mismatch of potting and housing

**Risk:** If the CTEs of both materials are too different, potting may detach from the housing wall/bottom during thermal excursions. As a result, both harsh media and vibration protection functions of potting are jeopardized.

**Detection:** Sensitivity to potting delamination should be tested by thermal cycling: for example, 500TC with temperature -55/+150°C with 30min or 15 min dwell time, air to air (elevator).

**Mitigation:** Adhesion strength during thermal excursions can be improved if the housing surface is roughened - typically by mold tool surface design or by extra laser grooving.
5. Known potential failures modes of potting

**Failure mode 2:** Stress on IC due to air trapped under the IC

**Risk:** Air trapped under the IC might create localized stress on the mold body during thermal excursions due to the different CTE of the trapped air compared to the potting.

**Detection:** Output sensitivity/offset drift, loss of function

**Mitigation:**
- For PCB assemblies: A hole under the IC to help potting reach below the mold body – this is only needed for low stand-off devices (<100 um)
- For PCB-less assemblies: Z fixation of the IC to guarantee contact between the mold body and the plastic housing

![Diagram showing risk and mitigation strategies for stress on IC due to air trapped under the IC.](image)
5. Known potential failures modes of potting

**Failure mode 3:** Stress on IC due to PCB flexing by potting thermal expansion

**Risk:** During thermal excursions, the potting material will expand to the open space (Z in the sketch). If there is not Z fixation of the PCB to the plastic housing, the PCB might flex, which will create stress on the IC.

**Detection:** Output sensitivity drift, offset drift or loss of function

**Mitigation:** Two side fixation of the PCB to the plastic housing, either by dummy soldered connectors or hot riveting posts.
5. Known potential failures modes of potting

**Failure mode 4: IC not on a flat surface, housing edge acting as a stress factor**

**Risk:** The plastic housing edge might act as a stress factor on the mold body of the IC (both Hall mold and capacitor mold). This might lead to internal structural damage.

**Detection:** Output sensitivity drift, offset drift or loss of function

**Mitigation:** The IC mold body needs to lie flat on the plastic housing. If the IC is upside-down, a nest shall be designed for the capacitor mold body (which is thicker than the Hall mold body)
### Annex I: List of Abbreviations

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AOI</td>
<td>Automatic Optical Inspection</td>
</tr>
<tr>
<td>BGA</td>
<td>Ball Grid Array</td>
</tr>
<tr>
<td>BTC</td>
<td>Bottom Terminated Components</td>
</tr>
<tr>
<td>CTE</td>
<td>Coefficient of Thermal Expansion</td>
</tr>
<tr>
<td>DFN</td>
<td>Dual Flat No-Leads</td>
</tr>
<tr>
<td>DMP</td>
<td>Dual Mold Package</td>
</tr>
<tr>
<td>FOD</td>
<td>Foreign Object Debris</td>
</tr>
<tr>
<td>HF</td>
<td>Halogen Free</td>
</tr>
<tr>
<td>IC</td>
<td>Integrated Circuit</td>
</tr>
<tr>
<td>NC</td>
<td>No clean</td>
</tr>
<tr>
<td>NPTH</td>
<td>Non-plated Through Hole</td>
</tr>
<tr>
<td>PCB</td>
<td>Printed Circuit Board</td>
</tr>
<tr>
<td>PCBA</td>
<td>Printed Circuit Board Assembly</td>
</tr>
<tr>
<td>QFN</td>
<td>Quad Flat No-Leads</td>
</tr>
<tr>
<td>QFP</td>
<td>Quad Flat Package</td>
</tr>
<tr>
<td>SIP</td>
<td>Single Inline Package</td>
</tr>
<tr>
<td>SMD</td>
<td>Surface Mount Devices</td>
</tr>
<tr>
<td>SMP</td>
<td>Single Mold Package</td>
</tr>
<tr>
<td>SMT</td>
<td>Surface Mount Technology</td>
</tr>
<tr>
<td>SOIC</td>
<td>Small Outline Integrated Circuit</td>
</tr>
<tr>
<td>SOT</td>
<td>Small Outline Transistor</td>
</tr>
<tr>
<td>SSOP</td>
<td>Shrink-Small Outline Package</td>
</tr>
<tr>
<td>TC</td>
<td>Thermal Cycles</td>
</tr>
<tr>
<td>TSSOP</td>
<td>Thin Shrink-Small Outline Package</td>
</tr>
<tr>
<td>UTDFN</td>
<td>Ultra Thin Dual Flat No-Leads</td>
</tr>
<tr>
<td>UV</td>
<td>Ultra Violet</td>
</tr>
</tbody>
</table>
Annex II: List of Standards

J-STD-033: Handling, Packing, Shipping and Use of Moisture/Reflow Sensitive Surface Mount Devices
For the latest revision of this document and related Application Notes, visit www.melexis.com/ic-handling-and-assembly

Guidelines for storage and handling of plastic encapsulated ICs

Guidelines for Surface Mount Technology (SMT) soldering
The content of this document is believed to be correct and accurate. However, the content of this document is furnished "as is" for informational use only and no representation, nor warranty is provided by Melexis about its accuracy, nor about the results of its implementation. Melexis assumes no responsibility or liability for any errors or inaccuracies that may appear in this document. Customer will follow the practices contained in this document under its sole responsibility. This documentation is in fact provided without warranty, term, or condition of any kind, either implied or expressed, including but not limited to warranties of merchantability, satisfactory quality, non-infringement, and fitness for purpose. Melexis, its employees and agents and its affiliates' and their employees and agents will not be responsible for any loss, however arising, from the use of, or reliance on this document.

This document is subject to change without notice, and should not be construed as a commitment by Melexis. Therefore, before placing orders or prior to designing the product into a system, users or any third party should obtain the latest version of the relevant information.

Users or any third party must determine the suitability of the product described in this document for its application, including the level of reliability required and determine whether it is fit for a particular purpose.

This document as well as the product here described may be subject to export control regulations. Be aware that export might require a prior authorization from competent authorities. The product is not designed, authorized or warranted to be suitable in applications requiring extended temperature range and/or unusual environmental requirements. High reliability applications, such as medical life-support or life-sustaining equipment or avionics application are specifically excluded by Melexis. The product may not be used for the following applications subject to export control regulations: the development, production, processing, operation, maintenance, storage, recognition or proliferation of
1. chemical, biological or nuclear weapons, or for the development, production, maintenance or storage of missiles for such weapons;
2. civil firearms, including spare parts or ammunition for such arms;
3. defense related products, or other material for military use or for law enforcement;
4. any applications that, alone or in combination with other goods, substances or organisms could cause serious harm to persons or goods and that can be used as a means of violence in an armed conflict or any similar violent situation.

No license nor any other right or interest is granted to any of Melexis’ or third party’s intellectual property rights.

This disclaimer will be governed by and construed in accordance with Belgian law and any disputes relating to this disclaimer will be subject to the exclusive jurisdiction of the courts of Brussels, Belgium.

The invalidity or ineffectiveness of any of the provisions of this disclaimer does not affect the validity or effectiveness of the other provisions.

The previous versions of this document are repealed.

Melexis © - No part of this document may be reproduced without the prior written consent of Melexis. (2021)

IATF 16949 and ISO 14001 Certified